Phase Locked Loops for Wireless Communications
未知
Tempus User Guide
Inc. Cadence Design Sys tems
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
New developments in IC voltage regulators
R.J. Widlar
Session 24: Advanced Embedded Memories
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
一种基于OTA的低功耗高速静态比较[..]
模拟电路设计——鲁棒性设计、Sig[..] (模拟电路设计——鲁棒性设计、Si[..] (z-lib.org)
作者
DELAY LOCKLOOP CIRCUIT
Numerical Analysis
Richard L. Burden
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
AD9635 cn
ISSCC2020-01 Visuals
Steve Bonney
基于0.13μm SOI CMOS工艺的高性能LDO设计
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
Operation and Modeling of the MOS Transistor 3rd
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校