用于OFDM+UWB系统中的中频滤[..]
未知
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Principles of Verilog Digital Design
Wen-Long Chin
Numerical Methods in Physics with Python (Alex Gezerlis) (Z-Library)
25Gbps系统封装和高速互连的信[..]
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
jssc.2005.Replica Compensated Linear Regulators for PLLs
ESD in Silicon Integrated Circuits
DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES
George F. Simmons
Session 19: Optical Systems for Emerging Applications
一种用于低功耗LDO的CMOS电压[..]
Sigma-Delta Converters. Practical Design Guide (José M. de la ...
CN101140511B-硅谷数模[..] carry binary adder
man_mentor_vip_ax[..]
merickso
深亚微米CMOS工艺ESD器件结构[..]
微软用户
传感器原理及应用.pdf (传感器原理及应用.pdf) (Z-Library)
作者
Session 4: Processors
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
High-Frequency Integrated Circuits
Voinigescu, Sorin