ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
未知
LDO的三种频率补偿方案实现
现代控制系统
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
PLL Perfomance, Simulation, and Design
Dean Banerjee
PrimeSim� HSPICE® User Guide: Signal Integrity Modeling and ...
Inc. Synopsys
开关变换器的建模与控制 318页 20.6M 书签版
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
HIGH QUALITY PARALLEL RESONANCE OSCILLATOR
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
模拟电路版图的艺术
低功耗的高速高精度运放设计
Session 13: Cyro-CMOS for Quantum Computing
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
模拟CMOS集成电路设计 拉扎维第1版中文
Cadence高速电路板设计
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert