Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
未知
Power systems-on-chip practical aspects of design (Allard, Bruno) ...
4<8=8AB@0B>@
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
基于功耗优化的Pipelined+[..] (1)
LDO低输出噪声的分析与优化设计 朱勤为
一种基于斩波调制的低压高精度CMO[..] 刘帘曦
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Universal Serial Bus 3.0 Specification
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
LDO设计-tangzhangwen
Zhangwen Tang
BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
Wiener-Khinchin theorem
DESIGN WITH OPERATIONAL AMPLIFIERS AND
RFIC2 Razavi Solution
CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
数字电子技术基础(第5版)习题解答
阎石
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
Session 30
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society