理工书库 lilin | Category: IP reuse

Discover (Random Books)

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

Harmonic Balance for Nonlinear Vibration Problems

Harmonic Balance for Nonlinear Vibration Problems

Session 7: Imagers and Range Sensors

Session 7: Imagers and Range Sensors

Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry (eds.) (z-lib.org)

Computational Intelligence in Analog and Mixed-Signal (AMS) ...

一种具有过温与过流保护功能的LDO

一种具有过温与过流保护功能的LDO

集成电路掩模设计－基础版图技术

集成电路掩模设计－基础版图技术

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

模拟CMOS集成电路设计第2版14609998

模拟CMOS集成电路设计第2版14609998

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Stephen Brown & Zvonko Vranesic

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

Voltus-Fi Hierarchical IR Drop and EM Analysis

Voltus-Fi Hierarchical IR Drop and EM Analysis

Session 34

Session 34

COMS集成锁相环电路设计张刚

COMS集成锁相环电路设计张刚

MATLAB-SIMULINK通信系统建模与仿真实例分析-清华大学 2

MATLAB-SIMULINK通信[..] 2

高精度带隙基准电压源的研究与设计

高精度带隙基准电压源的研究与设计

Perl实例精解(原书第4版)

Perl实例精解(原书第4版)

axi4_stream_man.book

axi4_stream_man.book

DELAY LOCKLOOP CIRCUIT

DELAY LOCKLOOP CIRCUIT

Category: IP reuse

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society