理工书库 lilin | Category: retention

Discover (Random Books)

Layout Techniques for Integrated Circuit Designers

Layout Techniques for Integrated Circuit Designers

Using ADS to simulate Noise Figure using a large-signal transistor model

Using ADS to simulate Noise Figure using a large-signal transistor ...

A simple three-terminal IC bandgap reference

A simple three-terminal IC bandgap reference

一个全差分运放电路的设计

一个全差分运放电路的设计

PLL Perfomance, Simulation, and Design

PLL Perfomance, Simulation, and Design

NoiseDesign.dvi

NoiseDesign.dvi

ISSCC2021 Session 23

ISSCC2021 Session 23

Abraham uta GPIO ESD

Abraham uta GPIO ESD

UVM实战（卷Ⅰ)

UVM实战（卷Ⅰ)

Frequency Compensation of Op-amp and its types Circuit Digest

Frequency Compensation of Op-amp and its types Circuit Digest

Microsoft Word - Frequency Response.doc

Microsoft Word - Frequency Response.doc

CMOS模拟IP线性集成电路

CMOS模拟IP线性集成电路

Virtuoso Spectre Circuit Simulator RF Analysis Theory

Virtuoso Spectre Circuit Simulator RF Analysis Theory

Cadence Design Systems, Inc.

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

CN104977963A-兆易创新-一种无运放低功耗高电源抑制比的带隙基准 (1)

CN104977963A-兆易创新[..] (1)

Instruction for Camera-Ready Paper

Instruction for Camera-Ready Paper

Understanding Jitter and Phase Noise : A Circuits and Systems Perspective

Understanding Jitter and Phase Noise : A Circuits and Systems ...

Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami

Category: retention

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society