Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
Design of Sigma-Delta Converters in MATLAB-
未知
一种快速瞬态响应的无片外电容LDO的设计
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
Simulating Nonlinear Circuits with Python Power Electronics ...
Static Timing Analysis final
运放chopper基本原理
SENASIC
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
高速模数转换器动态参数的定义和测试
Finite element analysis with error estimators an introduction ...
低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
Session 31: Analog Techniques
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
计算电磁学要论 by 盛新庆 (z-lib.org)
CNKI
Virtuoso Spectre Circuit Simulator RF Analysis Theory
Cadence Design Systems, Inc.
eetop.cn Matching
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet