模拟集成电路设计 以LDO为例
Gabriel
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Harmonic balance finite element method applications in nonlinear ...
未知
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
Virtuoso Multi-Mode Simulation with Spectre Platform
Session 25: DRAM
Microsoft PowerPoint - lect.08.RFSimulation [호환 모드]
jaeha
12bit pipeline ADC design
自动控制原理第6版
Introductory Circuit Analysis Thirteenth Edition Global Edition
Robert L. Boylestad
高数第七版 下册
拉扎维 数据转换器设计 原版 (1)
LDO与VLDO的设计原理及性能测试
CMOS 射频集成电路分析与设计
FFT IP核调用与仿真
琥珀主1369195734
数值计算方法 (2)
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
Session 30: Non-Volatile Memories
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet