Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
锁相环相位噪声与环路带宽的关系分析
未知
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.
控制之美（卷1）——控制理论从传递[..]
王天威
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
数字信号处理及其matlab实现
Lee
一种高摆幅软启动线性稳压源设计
一种极低静态电流LDO线性稳压器的设计
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
Middlebrook Part 2
mwidmer
半导体物理与器件（第三版）中文版
Sigma-Delta ADCs - Tutorial | Maxim Integrated
深亚微米CMOS工艺ESD器件结构[..]
微软用户
Analog Behavioral Modeling with the Verilog-A Language
Physical design essentials an ASIC design implementation perspective ...
现代控制系统 第12版
（美）RECHARD C.DORF，ROBERT H.BISHOP著；谢红卫，孙志强，宫二玲，经纪阳译
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx DS534, FIR Compiler v5.0, Data Sheet