CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
相位噪声jitter基本定义
yzx
Oversampling Delta-Sigma Data Converters lowRes Candy
未知
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
ISSCC2021-SC1
数字集成电路物理设计
陈春章 艾 霞 王国雄 编著
Sahrling M. Analog Circuit Simulators for Integrated Circuit ...
半导体工艺和器件仿真工具Silvaco TCAD
唐龙谷
Harmonic balance finite element method applications in nonlinear ...
Power supply rejection ratio in operational transconductance ...
IEEE
拉扎维《CMOS集成电路设计》答案手写版
Session 6
综合与Design Compiler
阳晔
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Frequency Reconfigurable mm-Wave Power Amplifier With Active ...
Chandrakanth R. Chappidi & Kaushik Sengupta
RF and Microwave Power Amplifier Design, Second Edition
Andrei Grebennikov
ISSCC2021 Session 17
eetop.cn 线性代数及其应用（英文第四版－Gi[..] Strang
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx DS534, FIR Compiler v5.0, Data Sheet