通信原理 第7版 学习辅导与考研指导
曹丽娜，樊昌信编著
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
未知
The Problem of PLL Power Consumption
Behzad Razavi
ISF_TUTORIAL
YIZHE HU
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society
Microsoft Word - 131_63212-IJAER ok 4118-modified document
AA
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
0-306-47052-7_Boo[..]
现代控制理论 第2版 (张嗣瀛) (Z-Library)
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Power Management Techniques for Integrated Circuit Design, Ke-Horng ...
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
深入理解linux内核(第三版)
Design of Analog CMOS Integrated Circuits
Razavi
Creating Qsys Components
Altera Corporation
半导体器件物理与工艺（第三版）参考答案
USER
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet