jssc.2005.Replica Compensated Linear Regulators for PLLs
未知
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha
一种自适应补偿的宽输入LDO设计
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
在线作Bode/Nyquis
yzx
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
Quantus Substrate Tech nology Characterization Manual
Microsoft Word - PREAMBLE.DOC
Administrator
模拟集成电路设计精粹英文版
射频系统内低中频滤波器的设计和研究
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
一种带过温保护和折返电流限的LDO设计
Session 20: High-Performance VCOs
An Engineer's Guide to Automated Testing of High-Speed Interfaces
Hubert Werkmann Jose Moreira
拉扎维模拟CMOS集成电路第二版最新答案
IEEE Standard for Ethernet