Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
Cadence PVS Developers Guide
Inc. Cadence Design Sys tems
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
未知
e采样与adc
CN201887731U-可修调的[..] 振荡电路
Altera系列FPGA芯片IP核详解
Voltus-Fi Hierarchical IR Drop and EM Analysis
Bandgap & LDO-李福乐
Administrator
PLL 设计仿真及应用
Roland E. Best
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
Totem User Manual 2021R
高速模数转换器动态参数的定义和测试
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
How to Calculate Balun Performances using ADS Expressions
Che-Sheng Chen
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
离散数学及其应用
概率论及其应用第2卷 (威廉·费勒) (Z-Library)
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,