COMS集成锁相环电路设计
未知
Microsoft Word - Bandgap Simulation Report.doc
Weishan
A Low Power Two Stages CMOS OpAmp
Calibre® RVE User's Manual
Siemens Industry Software
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
Digital Design Netlisting and Simulation SKILL Refer ence
Inc. Cadence Design Sys tems
Session 13
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
基于0.13μm SOI CMOS工艺的高性能LDO设计
ADS射频电路设计与仿真入门及应用实例
冯新宇著
模拟集成电路的分析与设计格雷 第四版
Session 7: Imagers and Range Sensors
Microsoft Word - I2C×ÜÏ߹淶.doc
lihongfeng
信号与系统习题详解 奥本
Session 29V
芯片I／O缓冲及ESD电路设计
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
无线通信的MATLAB和FPGA实现
西瑞克斯（北京）通信设备有限公司 编著