理工书库 lilin | Category: The DDS (Direct Digital Synthesizer) Compiler core sources sinusoidal waveforms for use in many applications. A DDS consists of a Phase Generator and a SIN/COS Lookup Table.

Discover (Random Books)

基准电压源和线性稳压器的设计-tangzhangwen

基准电压源和线性稳压器的设计-ta[..]

Microsoft PowerPoint - Loop Stability Analysis_V2

Microsoft PowerPoint - Loop Stability Analysis_V2

Power systems-on-chip practical aspects of design (Allard, Bruno) (Z-Library)

Power systems-on-chip practical aspects of design (Allard, Bruno) ...

Phase Locked Loops for Wireless Communications

Phase Locked Loops for Wireless Communications

一种应用于LDO的CMOS误差放大器设计

一种应用于LDO的CMOS误差放大器设计

eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for

eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for

Analog Behavioral Modeling with the Verilog-A Language

Analog Behavioral Modeling with the Verilog-A Language

ch3_pnjunction

ch3_pnjunction

Claudio Talarico

Gray Hurst Analysis and Design of Analog Integra

Gray Hurst Analysis and Design of Analog Integra

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

LDO设计-tangzhangwen

LDO设计-tangzhangwen

看一个TI老工程师如何驯服精密放大器

看一个TI老工程师如何驯服精密放大器

一款超低噪声快速启动的CMOS带隙基准电路设计刘鸿雁

一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁

ESD Design and Synthesis

ESD Design and Synthesis

ADS射频电路设计与仿真入门及应用实例

ADS射频电路设计与仿真入门及应用实例

锁相环技术(第3版)——PhaseLock Techniques, Third Edition

锁相环技术(第3版)——Phase[..] Techniques, Third Edition

Floyd M. Gardner 著 & 姚剑清 & 译

数字通信同步技术的MATLAB与FPGA实现 Altera Verilog版 [杜勇编著] 2015年版

数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇编著] 2015年版

共源共栅实验五

共源共栅实验五

Category: The DDS (Direct Digital Synthesizer) Compiler core sources sinusoidal waveforms for use in many applications. A DDS consists of a Phase Generator and a SIN/COS Lookup Table.

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet