SystemVerilog验证 测试平台编写指南
未知
一种高摆率低功耗无片外电容的LDO设计
CMOS集成电路EDA技术
作者
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
HFSS电磁仿真设计从入门到精通
Security Camera Processor using One-bit Motion Detection
silicon
Microsoft Word - 0TitlePageVbook.doc
VC
Fast analytical techniques for electrical and electronic circuits
Vatche Vorperian
CMOS带隙基准源研究
zwtang
Session 8
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
二级米勒补偿运算放大器设计教程
Ray
CN106357266B-华为20[..]
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Harmonic balance finite element method applications in nonlinear ...
Static Timing Analysis final
PCI Express PHY v1.0 LogiCORE IP Product Guide
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation