Katsuhiko Ogata
dynstab2/ThePirateBay
CMOS模拟集成电路设计与仿真实例[..] ADE
未知
Abraham uta GPIO ESD
Administrator
eetop.cn CMOS VLSI Design A Circuits and Systems Perspective ...
SPI Block Guide V4
Freescale Semiconductor, Inc.
Advanced Opamp Topologies (Part II)
Michael H. Perrott
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
模拟电路设计——鲁棒性设计、Sig[..] (模拟电路设计——鲁棒性设计、Si[..] (z-lib.org)
作者
微电子电路 （下册） （第5版）
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
Session 3: Highlighted Chip Releases: Modern Digital SoCs
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
Truly Nonlinear Oscillations: Harmonic Balance, Parameter Expansions, ...
Ronald E. Mickens
数值分析（第5版）习题解答
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
基于Latch的CMOS动态比较器的研究
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation