一种低温漂CMOS带隙基准电压源的设计 陈碧
未知
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
HFIC chapter 7 low-noise amplifier design
PowerManagmentIC
khchen
The Definitive ANTLR 4 Reference
Terence Parr
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
PyCell Studio Tutorial
Inc. Synopsys
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
自动控制原理第6版
CN104977963A-兆易创新[..]
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
一种应用于LDO的可编程电流限电路设计
Finite element analysis with error estimators an introduction ...
未命名图书
Session 36: Hardware Security
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...