高效率boost DCDC电源管理芯片设计技术研究
wumin
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
未知
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
一种高摆率低功耗无片外电容的LDO设计
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
模拟IC设计
拉扎维
信号与系统下 第三版
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
Spectre Circuit Simulator Reference
Inc. Cadence Design Sys tems
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
IEEE
Numerical Methods in Engineering with Python (2005)
Assura Physical Verifica tion User Guide
锁相环相位噪声与环路带宽的关系分析
电子电路的计算机辅助分析与设计方法.汪蕙
Microsoft Word - PREAMBLE.DOC
Administrator
CMOS带隙电压基准的误差及其改进 陈浩琼
MIMO-OFDM无线通信技术及M[..] WIRELESS COMMUNICATIONS WITH MATLAB
（韩）YONG SOO CHO，JAEKWON KIM，WON YONG YANG，CHUNG G.KANG著；孙锴，黄威译
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...