理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

IEEE Standard for Ethernet

IEEE Standard for Ethernet

A0130105

A0130105

RFIC2 Razavi Solution

RFIC2 Razavi Solution

Virtuoso Visualization and Analysis XL User Guide

Virtuoso Visualization and Analysis XL User Guide

Inc. Cadence Design Sys tems

AN 812: Platform Designer System Design Tutorial

AN 812: Platform Designer System Design Tutorial

Intel Corporation

CMOS IC LAYOUT

CMOS IC LAYOUT

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

集成电路静态时序分析与建模

集成电路静态时序分析与建模

比较器失调的仿真方法

比较器失调的仿真方法

HJ-MASH 多模多标准CMOS锁相环频率综合器中小数分频器的设计史鹏鹏

HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏

低压低功耗Sigma Delta调制器综述吕立山

低压低功耗Sigma Delta调制器综述吕立山

MOSAmpNoise.dvi

MOSAmpNoise.dvi

低功率、高分辨率的A-D转换器@2018

低功率、高分辨率的A-D转换器@2018

Verilog数字系统设计教程

Verilog数字系统设计教程

Microsoft Word - AXI protocol 翻译.doc

Microsoft Word - AXI protocol 翻译.doc

ESD Analog Circuits and Design

ESD Analog Circuits and Design

Distributed MOS varactor biasing for VCO gain equalization in 0.13 /spl mu/m CMOS technology

Distributed MOS varactor biasing for VCO gain equalization in ...

J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval

ISSCC2021-T10-Fundamentals of Fully-Integrated Voltage Regulators

ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)