理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

集成稳压电路系统鲁棒性与快速响应研究

集成稳压电路系统鲁棒性与快速响应研究

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

高效率 PWM 控制电流型 DC-DC

高效率 PWM 控制电流型 DC-DC

CMOS模拟集成电路设计与仿真实例：基于Hspice

CMOS模拟集成电路设计与仿真实例[..]

一种用于LDO的低功耗带隙基准电压源

一种用于LDO的低功耗带隙基准电压源

Session 6

Session 6

ISSCC2021-SC2

ISSCC2021-SC2

Nested Miller compensation in low-power CMOS design

Nested Miller compensation in low-power CMOS design

Ka Nang Leung;P.K.T. Mok

Questa Verification IP Data Book

Questa Verification IP Data Book

Mentor Graphics Corporation

introduction.ppt

introduction.ppt

Phase Locked Loops for Wireless Communications

Phase Locked Loops for Wireless Communications

模拟集成电路分析与设计洪志良

模拟集成电路分析与设计洪志良

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, and Future Opportunities

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...

Analysis and Design of Analog Integrated Circuits, 5th Edition

Analysis and Design of Analog Integrated Circuits, 5th Edition

Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference - Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004

Design considerations of recent advanced low-voltage low-temperature-c[..] ...

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol 10Gb/s SerDes

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...

Chethan Rao & Shaishav Desai & Alvin Wang

PyCell Studio Tutorial

PyCell Studio Tutorial

PDFÑ¹ËõÆ÷

PDFÑ¹ËõÆ÷

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)