LDO设计论文
Zhangwen Tang
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Harmonic Balance Finite Element Method: Applications in Nonlinear ...
Junwei Lu & Xiaojun Zhao & Sotoshi Yamada
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
半导体器件物理(原书第三版)中文版[..]
未知
mssc.2015.The StrongARM Latch
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
Microsoft Word - RFKitDoc_v1 3.doc
alanw
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
Striving for small-signal stability - IEEE Circuits and Devices ...
IEEE
Microwave Circuit Design: A Practical Approach Using ADS
Yeom, Kyung-Whan
USB2.0协议中文版
Jungle
Cadence高速电路板设计
Jespers-The gm ID Methodology, a sizing tool
Perl实例精解(原书第4版)
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
基于CMOS工艺的负压低压差线性稳[..]
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.