A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
一种快速瞬态响应的无片外电容LDO的设计
未知
Verification of SD/MMC Controller IP Using UVM
USB 2.0
hevryjiang
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
Operational Transconductance Amplifiers “OTAs”
Bernhard Boser
电路原理 （第7版）
Verilog HDL Design Examples
Joseph Cavanagh
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
axi4_stream_man.book
merickso
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
Parallel Sparse Direct Solver for Integrated Circuit Simulation ...
模拟集成电路信号完整性中抖动与振铃[..]
Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
ADS射频电路设计与仿真入门及应用实例
冯新宇著
Dracula Reference
Inc. Cadence Design Sys tems
CMOS 射频集成电路分析与设计
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.