A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
TWO-STAGE FULLY-DIFFERENTIAL OPAMPS
Vishal Home PC
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
未知
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
Session 32
【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
FFT IP核调用与仿真
琥珀主1369195734
一种基于OTA的低功耗高速静态比较[..]
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
Verilog HDL Design Examples
Joseph Cavanagh
FSM
ISSCC2021 Session 15
Signal and Power Integrity - Simplified, Third edition
Eric Bogatin
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
verilog HDL那些事
akuei2
Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...
Electronic Circuit and System Simulation Methods
Lawrence T. Pillage, Ronald A. Rohrer, Chandramouli Visweswariah