简并点优化的高性能带隙基准电路 应建华
未知
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
CN105530002B-中电华大[..]
Instruction for Camera-Ready Paper
Guo-Ping Ru
数字滤波器的MATLAB与FPGA[..]
Numerical Analysis (Second Edition)
Walter Gautschi
Mechanical Design Handbook Measurement, Analysis and Control ...
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
Spectre Circuit Simulator RF Analysis Theory
Inc. Cadence Design Sys tems
Linear Control System Analysis and Design with MATLAB®, Sixth ...
Houpis, Constantine H., Sheldon, Stuart N.
Design Procedure for Two-Stage CMOS Transconductance Operational ...
Pyros Interactive Viewer User Guide
Inc. Synopsys
TI-运算放大器
Calibre® Local Printability Enhancement User's and Reference ...
Siemens Industry Software
SAR ADC-MIT
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
超标量处理器设计 (姚永斌) (z-lib.org)
ISM-PLL
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed