Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
LDO降压转换器的稳定性分析
未知
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
一种自适应补偿的宽输入LDO设计
Calibre® DESIGNrev Layout Viewer User's Manual
Siemens Industry Software
拉扎维 数据转换器设计 原版
EESM692
Prof. Alex Leung
全差分运算放大器设计
唐长文
RF ANALOG IC DESIGN PROJECT
ctao
高速低功耗逐次逼近式ADC研究与实现
Analog IC Design with Low-Dropout Regulators, Second Edition
Www.Yutou.Org Ebook Team!
PLL Perfomance, Simulation, and Design
Dean Banerjee
两种新型CMOS带隙基准电路 程军
CNKI
Spectre FX Circuit Simu lator User Guide
Inc. Cadence Design Sys tems
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
[集成电路掩膜板设计].IC.Ma[..]
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Introduction to RF Simulation and its Application
Ken Kundert