HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
未知
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校
通信标准对数据转换器的要求V1.0
The Delta-Sigma Modulator [A Circuit for All Seasons]
Behzad Razavi
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
MATLAB Antenna Toolbox Users Guide (The MathWorks, Inc.) (Z-Library)
Static Timing Analysis final
axi4_stream_man.book
merickso
A CMOS Chopper Opamp with Integrated Low-Pass Filter
一种低压CMOSLDO稳压电源电路
基准源和温度检测模块设计-tang[..]
zwtang
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
mssc.2015.The StrongARM Latch
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Session 13
<CEA2BBFDB7D6D1A7[..]
lenovo
COMS集成锁相环电路设计
概率论与数理统计教程 第三版 (茆诗松) (Z-Library)
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert