CMOS带隙基准源研究与设计
dwd
AN 812: Platform Designer System Design Tutorial
Intel Corporation
开关电源中张弛振荡器的研究与设计
未知
5.0Gbps高速串行USB3.0[..]
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
Calibre® RVE User's Manual
Siemens Industry Software
Session 13
Static timing analysis for nanometer designs a practical approach ...
Julia中文文档
COMS集成锁相环电路设计
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
PLL 设计仿真及应用
Roland E. Best
一种基于OTA的低功耗高速静态比较[..]
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
Calibre® xRC User's Manual
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
PrimeWave� Design Environment for Reliability Analysis User ...
Inc. Synopsys
IEEE Standard for Ethernet