A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
Cadence高速电路板设计
未知
一种适用于DDR内存驱动的LDO芯片设计
eetop.cn 电路分析
Allen CMOS模拟集成电路设计解答
CMOS 集成电路设计手册 第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION ...
通信原理 第7版 学习辅导与考研指导
曹丽娜，樊昌信编著
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
基于零极点追踪的高稳定性片内LDO[..]
ESD Design and Synthesis
The Problem of PLL Power Consumption
Behzad Razavi
Electromagnetic Waves
Carlo G. Someda
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
Phase Locked Loops for Wireless Communications
模拟电子技术基础 第5版
清华大学电子学教研组编；童诗白，华成英原主编；华成英，[..]
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong