基于Latch的CMOS动态比较器的研究
未知
摘要
xbma
高效率 PWM 控制电流型 DC-DC
Lenovo User
Ring PLL的详细设计博士论文
Solution-for-Design of Analog CMOS Integrated Circuits 2nd
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
PLL Perfomance, Simulation, and Design
Dean Banerjee
Designing Control Loops for Linear and Switching Power Supplies: ...
Basso
半导体器件物理与工艺电子版 第二版(cut)
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
CNKI
PrimeTime User Guide
Synopsys, Inc.
Antenna Theory
Constantine A. Balanis
mssc.2015.Razavi-The StrongARM Latch
一种低静态电流、高稳定性的LDO线[..]
DELAY LOCKLOOP CIRCUIT
一种快速瞬态响应LDO的设计与实现
TOM
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS