理工书库 lilin | Category: IEEE Journal of Solid-State Circuits;2002;37;11;10.1109/JSSC.2002.803936

Discover (Random Books)

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

gmId方法原理

gmId方法原理

Microsoft PowerPoint - lect.08.RFSimulation [호환 모드]

Microsoft PowerPoint - lect.08.RFSimulation [호환 모드]

C++程序设计原理与实践（基础篇）（原书第2版）

C++程序设计原理与实践（基础篇）[..]

（美）本贾尼·斯特劳斯特鲁普著

集成电路设计中的电源管理技术

集成电路设计中的电源管理技术

Founder Electronics Ltd

Session 25: DRAM

Session 25: DRAM

ISSCC2021-SC3-Clocking, Clock Distribution, and Clock Management in WirelineWireless Subsystems

ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...

PID Controllers 2nd Edition KarlJ. Astrom

PID Controllers 2nd Edition KarlJ. Astrom

控制之美（卷1）——控制理论从传递函数到状态空间

控制之美（卷1）——控制理论从传递[..]

微处理器设计：从设计规划到工艺制造

微处理器设计：从设计规划到工艺制造

14612565

14612565

Verification of SD/MMC Controller IP Using UVM

Verification of SD/MMC Controller IP Using UVM

模拟电路版图的艺术

模拟电路版图的艺术

ALAN HASTINGS著

The Problem of PLL Power Consumption

The Problem of PLL Power Consumption

开关电源设计第3版

开关电源设计第3版

（美）普利斯曼，比利斯，莫瑞著

Cancellation of Amplifier Offset and f-Noise An Improved Chopper Stabilized Technique

Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...

Fundamentals of Layout Design for Electronic Circuits

Fundamentals of Layout Design for Electronic Circuits

Jens Lienig Juergen Scheible

On-Chip Compensated Error Amplifier for

On-Chip Compensated Error Amplifier for

Category: IEEE Journal of Solid-State Circuits;2002;37;11;10.1109/JSSC.2002.803936

A low-power small-area /spl plusmn/7.28-ps-jitter 1-GHz DLL-based clock generator

A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...

Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang