基于延迟锁相环的时钟发生器设计
未知
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
微波工程（第四版） (David M.Pozar) (Z-Library)
axi4_stream_man.book
merickso
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
CMOS Realization of OTA as an Application in Low Power Amplifier ...
Ghanshyam Singh, Md Hameed Pasha
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
AMBA AXI Protocol Specification
ARM Limited
esd-circuits-and-[..]
ISSCC2021-1 3
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
HIGH QUALITY PARALLEL RESONANCE OSCILLATOR
补偿电路总结
番茄花园
CMOS Mix-Signal Circuit Design Baker
CMOS模拟IP线性集成电路
运算放大器 理论与设计 9影印版 （荷）惠意欣著
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi