SARADC设计
李福乐
IP3 and Intermodulation Guide | Maxim Integrated
未知
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
无电容型LDO的研究现状与进展
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
[集成电路掩膜板设计].IC.Ma[..]
HFIC chapter 7 low-noise amplifier design
Advanced Electromagnetic Computation
Dikshitulu K. Kalluri
Wiener-Khinchin theorem
低压低功耗Sigma Delta调制器综述 吕立山
CNKI
Three Stages CMOS OpAmp
CMOS Sigma-Delta Converters Practical Design Guide
4<8=8AB@0B>@
CMOS高性能运算放大器研究与设计
Matching Analysis and the Design of Low Offset Amplifiers
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
te.2005.杨氏零点再发现
USB 2.0
hevryjiang
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li