理工书库 lilin | Category: 2010 IEEE International Solid-State Circuits Conference - (ISSCC);2010; ; ;10.1109/ISSCC.2010.5433970

Discover (Random Books)

Session 8

Session 8

Razavi Analog CMOS

Razavi Analog CMOS

相位噪声jitter基本定义

相位噪声jitter基本定义

一种适用于微传感器读出电路的低噪声、低失调斩波放大器 (1)

一种适用于微传感器读出电路的低噪声[..] (1)

Internal and external op-amp compensation: a control-centric tutorial - American Control Conference, 2004. Proceedings of the 2004

Internal and external op-amp compensation: a control-centric ...

DesignWare Foundation Cores Installation and Setup Guide, Version Version 1.61a

DesignWare Foundation Cores Installation and Setup Guide, Version ...

Sigma-Delta Converters. Practical Design Guide (José M. de la Rosa) (Z-Library)

Sigma-Delta Converters. Practical Design Guide (José M. de la ...

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...

Bo Zhou & Yao Li & Fuyuan Zhao

Session 18: Biomedical Devices, Circuits, and Systems

Session 18: Biomedical Devices, Circuits, and Systems

零点极点

零点极点

CMOS模拟集成电路设计与仿真实例：基于Hspice

CMOS模拟集成电路设计与仿真实例[..]

Frequency Compensation of Op-amp and its types Circuit Digest

Frequency Compensation of Op-amp and its types Circuit Digest

Noise and Spurious Tones Management Techniques for Multi-GHz RF-CMOS Frequency Synthesizers Operating in Large Mixed Analog-Digital SOCs

Noise and Spurious Tones Management Techniques for Multi-GHz ...

Session 5: Analog Interfaces

Session 5: Analog Interfaces

实例讲解multisim10电路仿真

实例讲解multisim10电路仿真

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS

ISSCC 2019 Digest of Technical Papers

ISSCC 2019 Digest of Technical Papers

Bandgap & LDO-李福乐

Bandgap & LDO-李福乐

Category: 2010 IEEE International Solid-State Circuits Conference - (ISSCC);2010; ; ;10.1109/ISSCC.2010.5433970

A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation

A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation

Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai