高效率峰值电流模BOOST型DC-[..]
jlxu
低功耗的高速高精度运放设计
未知
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
Harmonic balance finite element method applications in nonlinear ...
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
集成电路掩模设计-基础版图技术
实验 带运放的带隙基准设计
USER
一种自适应补偿的宽输入LDO设计
FFT IP核调用与仿真
琥珀主1369195734
A Low Power Two Stages CMOS OpAmp
一种快速瞬态响应的无片外电容LDO的设计
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
电路设计仿真
jianggx
CN105763219A-2016[..]
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
模拟集成电路设计与仿真
何乐年
NumericalAnalysis[..]
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai