PDFᅲᆰᄏ커
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
未知
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
ISSCC2017-24 Visuals(2)
Digital Integrated Circuits Analysis and Design
John E. Ayers
Verilog HDL Design Examples
Joseph Cavanagh
模拟集成电路的分析与设计格雷 第四版
低功率、高分辨率的A-D转换器@2018
作者
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc
PCI Express Base r3.1
Bill Haffner
Session 31
jssc.2005.Replica Compensated Linear Regulators for PLLs
精通开关电源设计(第2版)
Antennas : From Theory to Practice
Yi Huang, Kevin Boyle
Operation and Modeling of the MOS Transistor By Tsividis
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.