理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol 10Gb/s SerDes

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...

Chethan Rao & Shaishav Desai & Alvin Wang

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE Press Series on Microelectronic Systems)

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...

Avalon® Interface Specifications

Avalon® Interface Specifications

Intel Corporation

Dynamic offset compensated CMOS amplifiers-Huijsing

Dynamic offset compensated CMOS amplifiers-Huijsing

CMOS模拟集成电路设计

CMOS模拟集成电路设计

（美）艾伦，（美）霍尔伯格著

SAR A／D转换器中电容失配问题的分析

SAR A／D转换器中电容失配问题的分析

verilog HDL那些事

verilog HDL那些事

AMBA 3 AHB-Lite Protocol Specification

AMBA 3 AHB-Lite Protocol Specification

Computational Electromagnetics with MATLAB®, Fourth Edition

Computational Electromagnetics with MATLAB®, Fourth Edition

Matthew N.O. Sadiku

模拟CMOS集成电路设计第2版14609998

模拟CMOS集成电路设计第2版14609998

GmID Methodology

GmID Methodology

离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)

离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)

数值分析第五版 (李庆扬王能超易大义) (z-lib.org)

数值分析第五版 (李庆扬王能超易大义) (z-lib.org)

一种快速瞬态响应LDO的设计与实现

一种快速瞬态响应LDO的设计与实现

ISSCC2021 Session 23

ISSCC2021 Session 23

PrimeSim� User Guide: Pro and SPICE

PrimeSim� User Guide: Pro and SPICE

A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, IEEE Journal of

A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...

Microsoft PowerPoint - Random_Offset_CMOS_IC_Design_CU_Lecture_Art_Zirger.ppt

Microsoft PowerPoint - Random_Offset_CMO[..]

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...