ADS基础与低噪放设计
kj3
架构艺术
未知
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
Calibre® DESIGNrev Reference Manual
Siemens Industry Software
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Convert to PDF
MySher
高速低功耗逐次逼近式ADC研究与实现
Session 19: Optical Systems for Emerging Applications
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
FinFET Modeling for IC Simulation and Design
4<8=8AB@0B>@
EE214: Analog Integrated Circuit Design
murmann
Universal Serial Bus 3.0 Specification
Session 10: Continuous-Time ADCs and DACs
Microelectronic circuits 6th edition
Analysis and design of monolithic, high PSR, linear regulators ...
高精度带隙基准电压源的实现 江金光
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
Calibre® PERC User's Manual
Calibre® xACT User's Manual
xCalibrate Batch User's Manual
Calibre® xRC User's Manual
Calibre® WORKbench User's and Reference Manual
Calibre® Local Printability Enhancement User's and Reference ...
Calibre® Query Server Manual
Calibre® Interactive (Classic GUI) User's Manual
Calibre® RVE User's Manual
Calibre® DefectReview User's Manual
Calibre® DESIGNrev Layout Viewer User's Manual