The Design of CMOS Radio-Frequency Integrated Circuits, Second ...
Thomas H. Lee
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
射频集成电路
John
一种适用于DDR内存驱动的LDO芯片设计
未知
Design Procedure for Two-Stage CMOS Transconductance Operational ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
高效率电源管理集成电路设计技术研究
Chap1_20160228_4.dvi
Delta-sigma dac设计和分析
jianggx
一种适用于微传感器读出电路的低噪声[..] (1)
CMOS Mix-Signal Circuit Design Baker
模拟IC设计
格雷
Electromagnetic Waves
Carlo G. Someda
Embedded Peripherals IP User Guide
Intel Corporation
CN106357266B-华为20[..]
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
ldmos tech
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha