A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
未知
运放chopper基本原理
SENASIC
Calibre® WORKbench User's and Reference Manual
Siemens Industry Software
ISSCC2021 Session 17
finite elemennt anlysis in ansys
kubik
SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT ...
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
electronic devices
Thomas L. Floyd
EESM692
Prof. Alex Leung
ADS2011射频电路设计与仿真实例
徐兴福著
2.7Gbps收发器中LVDS驱动[..]
Digital Integrated Circuits Analysis and Design
John E. Ayers
Session 28V
RISC-V IOMMU Architecture Specification
IOMMU Task Group
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
一种加入动态补偿电路的快速响应LDO设计
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker