A precise on-chip voltage generator for a gigascale dram with ...
IEEE
EESM692
Prof. Alex Leung
数字图像处理
（美）冈萨雷斯，（美）伍兹著
introduction.ppt
kdjwang
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
未知
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
Physical design essentials an ASIC design implementation perspective ...
Operational Amplifiers Theory and Design (Johan Huijsing (auth.)) ...
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Power supply rejection ratio in operational transconductance ...
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
数字调制解调技术的MATLAB与F[..] Altera Verilog版 杜勇编著
AD9635 cn
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
模拟集成电路分析与设计
格雷
The Design of Low-Noise Bandgap References - Circuits and Systems ...
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.