基于CMOS工艺的ESD器件及全芯[..]
PLJIE
eetop.cn Matching
未知
Verilog数字系统设计教程
ISM-PLL
802.11 无线权威指南
LAN/MAN Standards Committee of the IEEE Computer Society
模拟IC设计
拉扎维
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
一种具有温度补偿 高电源抑制比的带隙基准源 何捷 (1)
开关电容电路 从入门到精通 -刘明亮
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
Cadence高速电路板设计
HarmonicBalance
Delta-Sigma Data Converters: Theory, Design, and Simulation
GABOR C. TEMES & Steven R. Norsworthy & Richard Schreier
低压低功耗CMOS带隙电压基准及启[..] 许长喜
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Microsoft Word - 0TitlePageVbook.doc
VC
SystemVerilog验证 测试平台编写指南
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
High Efficiency RF and Microwave Solid State Power Amplifiers
Paolo Colantonio, Franco Giannini & Ernesto Limiti