USB 3.0中五分频电路设计
TOM
高速低功耗SAR ADC的关键技术研究与系统设计
HKF
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
未知
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
js.2010.PFD biased with shunt regulator
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
Hajimiri Analog DRAFT012021
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
模拟电路版图的艺术
《Linux从初学到精通》.(张勤[..]
数字滤波器的MATLAB与FPGA[..]
低压低功耗CMOS带隙电压基准及启[..] 许长喜
SAR ADC-MIT
Verilog数字系统设计教程
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society