ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
未知
CMOS Analog Circuit Design (1)
Session 36
Session 8: Ultra-High-Speed Wireline
架构艺术
Designing Control Loops for Linear and Switching Power Supplies: ...
Basso
高频电子线路.第五版
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
FPGA数字信号处理设计教程:Sy[..] Generator入门与提高 11938681
IEEE Standard for Ethernet
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
CMOS带隙电压基准的误差及其改进 陈浩琼
Power systems-on-chip practical aspects of design (Allard, Bruno) ...
4<8=8AB@0B>@
Optimum Feedback Amplifier Design For Control Systems
Timothy E. Biesecker
基准源、噪声、开关电容及Monte Carlo仿真
CMOS单片LDO线性稳压器的设计
带隙基准电路的研究
<CCC6B3A4CEC4>
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society