AMPLIFIER ARCHITECTURE AND APPLICATION THEREOF TO A BAND-GAP ...
未知
架构艺术
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
393747_Print.indd
0009172
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
一种用于低功耗LDO的CMOS电压[..]
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
集成电路静态时序分析与建模
刘峰编著
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
数字信号处理的FPGA实现(第3版[..]
频率补偿研究心得
番茄花园
Analog Circuit Design Volume Three
Bob Dobkin,John Hamburger
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
Harmonic balance finite element method applications in nonlinear ...
Perl语言入门 第六版
Session 27
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society