Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
esd-circuits-and-[..]
未知
ofdm功能说明文档
Jun Wen Luo
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
ADS中噪声源使用验证
XU,YUE (K-China,ex1)
Analog Behavioral Modeling with the Verilog-A Language
Calibre® Interactive (Classic GUI) User's Manual
Siemens Industry Software
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
CMOS: Circuit Design, Layout, and Simulation
R. Jacob Baker
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
Totem User Manual 2021R
Guillermo Gonzalez
Microwave Transistor Amplifiers Analysis & Design
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
IEEE Standard for Ethernet