A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
综合与Design Compiler
阳晔
Allen CMOS模拟集成电路设计解答
未知
CN101969305B-威盛电子[..] conversion circuit
Virtuoso Editing 的使用简介
Richey
数字电子技术基础（第5版）习题解答
阎石
Session 16
Fundamentals of High Frequency CMOS Analog Integrated Circuits, ...
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
a-new-semiconduct[..]
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
模拟电子技术基础答案-第五版
CMOS模拟集成电路设计与仿真实例[..] ADE
Quantus Extraction Users Manual
基准源和温度检测模块设计
zwtang
Precise delay generation using coupled oscillators
J.G. Maneatis & M.A. Horowitz
COMS集成锁相环电路设计
ISSCC2021 Session 28
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society