jssc.2005.Replica Compensated Linear Regulators for PLLs
未知
CMOS集成电路中静电防护电路的设[..]
Allen CMOS模拟集成电路设计解答
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
模拟CMOS集成电路设计第一版
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
ch3_pnjunction
Claudio Talarico
CN106357266B-华为20[..]
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
AMBA 3 AHB-Lite Protocol Specification
ARM Limited
Constraining Designs for Synthesis and Timing Analysis A Practical ...
Static Timing Analysis final
模拟集成电路设计 以LDO为例
Gabriel
Microsoft Word - CummingsSNUG2008B[..]
cliffc
CMOS 带隙基准源研究-tangzhangwen
zwtang
A Basic Introduction to the gm ID-Based Design
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
Verilog数字VLSI设计教程
【作 者】李林编著