一种极低静态电流LDO线性稳压器的设计
未知
ISSCC2021 Session 27
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
PCI Express Base r3.1
Bill Haffner
verilog HDL那些事
akuei2
Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA ...
Session 12
高精度sigma-delta ADC设计研究与实现
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
集成电路版图设计 [陆学斌 主编] 2012年版
LDO低输出噪声的分析与优化设计 朱勤为
SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT ...
基于零极点追踪的高稳定性片内LDO[..]
finite elemennt anlysis in ansys
kubik
一种基于LDO稳压器的带隙基准电压源设计
Analysis and design of monolithic, high PSR, linear regulators ...
工作在亚阈值区CMOS OTA的研究
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
JESD204 v7.2 LogiCORE IP Product Guide (PG066)