简并点优化的高性能带隙基准电路
未知
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
模拟CMOS集成电路 第二版 拉扎维 by 拉扎维 (z-lib.org)
数值分析.Timothy Sauer.图灵中文扫描版
射频微电子学
Zhiping Yu
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
Session 22
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
eetop.cn 电路分析
Power supply rejection ratio in operational transconductance ...
IEEE
CMOS带隙电压基准的误差及其改进 陈浩琼
USB 3.0中五分频电路设计
TOM
Introduction to RF Simulation and its Application
Ken Kundert
The Design of CMOS Radio-Frequency Integrated Circuits, Second ...
Thomas H. Lee
基准源、噪声、开关电容及Monte Carlo仿真
Analog Design Essentials
sansen
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet