Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
一种高性能CMOS带隙电压基准源设计 朱樟明
未知
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
Microsoft Word - translator_prefac[..]
Zhiping Yu
应用于流水线ADC的比较器的设计与研究
工作在亚阈值区CMOS OTA的研究
Digital Control
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
Microsoft Word - 异步FIFO的设计.doc
Jerry
数值分析基础（第三版） (关治、陆金甫) (z-lib.org)
PLL Perfomance, Simulation, and Design
Dean Banerjee
CMOS 带隙基准源研究-tangzhangwen
zwtang
Session 15
ISSCC2021 Session 15
CMOS模拟集成电路设计
（美）艾伦，（美）霍尔伯格著
高效率峰值电流模BOOST型DC-[..]
jlxu
IEEE Standard for Ethernet