CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
VerilogA系统设计与仿真（可[..]
未知
COMS集成锁相环电路设计 张刚
Constraining Designs for Synthesis and Timing Analysis A Practical ...
模拟集成电路信号完整性中抖动与振铃[..]
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
Low Voltage, Low Power CMOS Bandgap References
zshu
CN101969305B-威盛电子[..] conversion circuit
Middlebrook Part 1
mwidmer
深亚微米CMOS工艺ESD器件结构[..]
微软用户
Advanced data converters G Manganaro
Calibre® DefectReview User's Manual
Siemens Industry Software
Universal Serial Bus 3.0 Specification
基于LDO新型过流保护电路设计
mssc.2015.Razavi-The StrongARM Latch
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet